Synthesis and Timing Issues

Eligiblity:

M.Tech/M.E/B.E/B.Tech/Msc-Electronics /Electrical/ CSE/ ECE Instrumentation or equivalent Fee: Rs. 15,000 only for SSI & Individuals Rs. 20,000 for Govt. Organization & Major Industries.

Course Syllabus:

Introduction to VLSI design, basic fundamentals, physical design, DFT, SoC.

Course Details:

Synthesis and Timing Issues - The Timing Issues in the Specification and Synthesis of Digital Systems, organized by the Intel corporation will take place. The conference will cover areas like Uncertainty-based analysis, Full custom design analysis, Incorporation of manufacture impacts to timing, Integrated functional-temporal analysis, Reliability impact on performance, Timing issues in low power design and testing and Process & environmental variation models.The TAU workshop is a highly interactive and engaging annual gathering of experts in electronic design automation (EDA) of timing, physical, power, electrical, and functional analysis and validation of digital and analog circuits and systems. We invite you all to join us at TAU to discuss and debate novel ideas and to lead creation of the next generation of EDA tools and methods.

View comments