DIGITAL DESIGN BY USING VERILOG / VHDL

Eligiblity:

M.Tech/M.E/B.E/B.Tech/Msc-Electronics /Electrical/ CSE/ ECE Instrumentation or equivalent Fee: Rs 10,000 only for SSI & Individuals Rs 13,500 for Govt. Organization & Major Industries.

Course Details:

DIGITAL DESIGN BY USING VERILOG / VHDL - As digital circuit elements decrease in physical size, resulting in increasingly complex systems, a basic logic model that can be used in the control and design of a range of semiconductor devices is vital. Finite State Machines (FSM) have numerous advantages; they can be applied to many areas (including motor control, and signal and serial data identification to name a few) and they use less logic than their alternatives, leading to the development of faster digital hardware systems. With a practical approach, it covers synchronous and asynchronous FSMs in the design of both simple and complex systems, and Petri-Net design techniques for sequential/parallel control systems. Chapters on Hardware Description Language cover the widely-used and powerful Verilog HDL in sufficient detail to facilitate the description and verification of FSMs, and FSM based systems, at both the gate and behavioural levels.

View comments